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Application for Patent
1. Name of Patent
Data highway terminal controller
2. Range of Patent Application
(1) The present invention is a data highway terminal controller
with these distinctive features. Transmission controllers are as-
signed to each processor in a set of multiple processors. Shared-use
terminals are loop-connected to the processors via the controllers.
When a request is made to use a processor set between transmission
controllers and terminals, the data highway controller receives the
address data for the requested processor. If a terminal is not being
used by another processor, a response goes to the first processor
saying that the terminal can be used. If a terminal is in use, the
controller sends data on terminal status and an estimate of the time
before the processor will be able to use the terminal. A time value
greater than the estimated time value is reported to the processor.
(2) The present invention is a data highway terminal controller
as described in Paragraph 1, above, of this Range of Patent Applica-
tion with these distinctive features: When the processor makes an
allocation request, the terminal controller stores data in the termi-
nal allocation request queue located in the memory of the terminal.
At the instant the terminal completes processing, it updates the
queue, retrieves data for the next allocation queue, and informs the
processor waiting for allocation that terminal allocation has been
completed.
3. Detailed Description of the Invention
The invention, is an improved, shared-use terminal controller
connected in loop to data transmission lines (hereinafter called data
highway) by multiple processors.
*Numbers in the margin indicate pagination in the foreign text.
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When multiple processors in conventional systems share the use
of terminals connected to a data highway, an allocation request for
the processor is made first. 	 When a reply is received saying the
processor can be used, the system moves on to the next I/O operation.
If the received reply says the processor cannot be used, the alloca-
tion request is sent again after a fixed period of delay as if
another processor were using the terminal.	 This is why allocation
requests must be sent frequently when a terminal is in use, and why
there is an increase in the data highway's transmission load or pro- /3,
cessor load.
One approach to solving this problem has been a method in which
k
the terminal controller transmits all allocation data to other pro-
cessors at the time terminals are allocated. 	 It also informs all
other processors of processor allocation.	 When the allocation is
released, another transmission of all data notifies of that intent. s
In another method, messages are exchanged between processors and the
a
system controlled so there is no simultaneous use. 	 But both methods
have the disadvantage of increasing the number of excess transmis-
r
sions and complicating processor operations.
The present invention was developed in light of those disadvan-
tages, it is a terminal controller which does not transmit unneces-
sarily nor does it have the above mentioned disadvantages in data I/O j
between terminal and processor. r
In the following paragraphs, we will will explain this invention
and in doing so, refer to the appended charts. 	 Figure 1 is a diagram
of the invention prototype. 	 The processors are 1A, 1B and 1C. The
transmission controllers are 2A, 2B and 2C. 	 The terminal controller
in the invention is 3.	 The terminal is 4.	 The terminal queue in
storage within the terminal controller is 5 and 5 is controlled by
the first-in-first-out method.
Figure 2 is a chart showing the flow of control in the inven- /4
tion's terminal controller. 	 Figure 3 is a message format for the
2
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lterminal allocation request sent from the transmission controller to
the terminal controller. CMD1 is the code indicating a terminal al-
location request. SA is the address of the device to which the
transmission is going. PA is the address of the transmitting device.
N is the number of I/O data. Figure 4 is the format for the message
when a reply on completion of terminal allocation is made from the
terminal controller to the transmission controller. CMD2 is the code
indicating a reply. SA is the device address of the transmission
destination. PA is the address of the transmitting device. DK is a
code indicating the completion of terminal allocation.
Figure 5 shows the format for a reply message when a terminal
allocation is incomplete and another processor is using that termi-
nal. CMD 2 is the code indicating a reply. SAS is the device address
of the transmission destination. PA is the address of the transmit-
ting device. BSY is the code indicating that terminal allocation is
incomplete. T is the estimated wait time for the processor.
When terminal 4 is in unused status and there is an I/O request
from processor 1A, Figure 3 shows that transmission controller 2P.
edits terminal allocation request code CMD1, transmission destination
device address SA, transmitting device address PA and the number of
I/O data words N and sends the terminal allocation request message to
terminal controller 3.
When terminal controller 3 receives the terminal allocation re-
quest message, it checks the terminal allocation queue within its own
memory. Since the queue is empty, Figure 4 shows that reply code
CMD1, the allocation request message PA, received at transmission 	 5o'
destination device address, SA and allocation request message SA,
received at transmitting device address PA, are edited and terminal
allocation complete message SA is sent to transmission controller 2A.
along with this, terminal controller 3 stores allocation request
messages SA, PA and N into the terminal allocation queue in its
memory. Transmission controller 2A receives the terminal allocation
complete message from terminal controller 3 and by doing so starts
3
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I/O operations, but we will omit any explanation of subsequent steps,
because the invention has nothing to do with that processing.
If processor 1B makes an I/O request while processor lA is pro-
cessing I/O, as Figure 3 shows, transmission controller 2B will load
a terminal allocation request message into itself and transmit it to
terminal controller 3 in the same way as described above. When ter-
minal controller 3 receives this message, the controller determines
whether the terminal is in use according to whether or not data is in
the header of terminal allocation queue 5 in controller memory. If
it determines there is data and the terminal is in use, Figure 5
shows that it edits 1) terminal allocation request message PP_ to
transmission destination address SA and reply code CMD2, 2) terminal
allocation request message SA to transmitting device address PA and
3) code BSY indicating terminal allocation complete. A calculation
is then made of the number of I/O data words in data queued in the
terminal allocation queue and, using the following formula, provides
the operator T for estimated time, creates a terminal allocation com-
a.	 . 
plete message, and sends it to transmission controller 2B.
T = a x (total number of I/O data words) + B
Here,
a is the terminal's average processing time per word,
and
6 is the spare time.
When transmission controller 2B receives this message it sends
the estimated time T to processor 2B and during this time places I/O
requests into wait status. If processor 1C makes an l/0 request in
the meantime, the processing is the same as when process 1B makes
such a request, the value of predicted wait time for a terminal
allocation complete message the sum of the number of I/O process
words in processors 1A and 1B.
Now, when I/O processing by terminal 4 is complete, terminal
controller 3 updates the terminal allocation request queue and
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retrieves the next terminal allocation request. Then, as Figure 4
n
shows, code CND2 indicating a response, transmission destination
device address SA, transmitting device address PA and code DK indi-
cating terminal allocation complete are edited and a terminal alloca-
tion complete message is sent to transmission controller 2.
k
When transmission controller 2 receives the message, it tells
a
processor l that terminal 4 has been allocated, ends output request
wait status, and makes another 1 /0 request.	 The reader should note
that since terminal 4 is already allocated, transmission controller 2 k
does not transmit a terminal allocation request message in response
to the I/O request, and this, of course, starts data I/0. /8
jr
It should also be noted that when 41--e .rminal 4's real operations
Ctake longer than the estimated time, we can predict that a fault of
N
one type or another will be generated between processor 1 and termi-
nal 4 and that processor 1 will then begin fault diagnosis proces-
sing.
	
However, we will omit any further explanation since this has
no direct connection with the invention.	 The above explanation is kl
one in which 3 processors share the use of one terminal, but the
range of the terminal allocation request queue is such that there is
no limit ors the dumber of processors.
ii
h
The invented data highway controller eliminates the inefficien-
cies caused by repeated processor use requests when multiple proces-
sors are sharing the use of a terminal. f
k
Simplified Explanation of Charts
E
Figure 1 is a block diagram of an example prototype for this
invention.	 Figure 2 is a flowchart showing the operations of the
terminal controller.	 Figure 3 is the format of the terminal alloca-
tion request message.	 Figure 4 is the format of the terminal alloca- /9
tion complete viessage. 	 Figure 5 is the format for the terminal al-
location incomplete message.
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